RegViz: Visualize HPDMA

stm32 /stm32n6 /STM32N647 /HPDMA /HPDMA_MISR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as HPDMA_MISR

MIS4=B_0x0, MIS13=B_0x0, MIS6=B_0x0, MIS8=B_0x0, MIS1=B_0x0, MIS7=B_0x0, MIS15=B_0x0, MIS12=B_0x0, MIS11=B_0x0, MIS10=B_0x0, MIS9=B_0x0, MIS0=B_0x0, MIS5=B_0x0, MIS3=B_0x0, MIS14=B_0x0, MIS2=B_0x0

Description

HPDMA non-secure masked interrupt status register

Fields

MIS0	masked interrupt status of channel x 0 (B_0x0): no interrupt occurred on channel x 1 (B_0x1): an interrupt occurred on channel x
MIS1	masked interrupt status of channel x 0 (B_0x0): no interrupt occurred on channel x 1 (B_0x1): an interrupt occurred on channel x
MIS2	masked interrupt status of channel x 0 (B_0x0): no interrupt occurred on channel x 1 (B_0x1): an interrupt occurred on channel x
MIS3	masked interrupt status of channel x 0 (B_0x0): no interrupt occurred on channel x 1 (B_0x1): an interrupt occurred on channel x
MIS4	masked interrupt status of channel x 0 (B_0x0): no interrupt occurred on channel x 1 (B_0x1): an interrupt occurred on channel x
MIS5	masked interrupt status of channel x 0 (B_0x0): no interrupt occurred on channel x 1 (B_0x1): an interrupt occurred on channel x
MIS6	masked interrupt status of channel x 0 (B_0x0): no interrupt occurred on channel x 1 (B_0x1): an interrupt occurred on channel x
MIS7	masked interrupt status of channel x 0 (B_0x0): no interrupt occurred on channel x 1 (B_0x1): an interrupt occurred on channel x
MIS8	masked interrupt status of channel x 0 (B_0x0): no interrupt occurred on channel x 1 (B_0x1): an interrupt occurred on channel x
MIS9	masked interrupt status of channel x 0 (B_0x0): no interrupt occurred on channel x 1 (B_0x1): an interrupt occurred on channel x
MIS10	masked interrupt status of channel x 0 (B_0x0): no interrupt occurred on channel x 1 (B_0x1): an interrupt occurred on channel x
MIS11	masked interrupt status of channel x 0 (B_0x0): no interrupt occurred on channel x 1 (B_0x1): an interrupt occurred on channel x
MIS12	masked interrupt status of channel x 0 (B_0x0): no interrupt occurred on channel x 1 (B_0x1): an interrupt occurred on channel x
MIS13	masked interrupt status of channel x 0 (B_0x0): no interrupt occurred on channel x 1 (B_0x1): an interrupt occurred on channel x
MIS14	masked interrupt status of channel x 0 (B_0x0): no interrupt occurred on channel x 1 (B_0x1): an interrupt occurred on channel x
MIS15	masked interrupt status of channel x 0 (B_0x0): no interrupt occurred on channel x 1 (B_0x1): an interrupt occurred on channel x

Links

()