stm32 /stm32n6 /STM32N647 /LTDC /LTDC_IER

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as LTDC_IER

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)LIE 0 (B_0x0)FUWIE 0 (B_0x0)TERRIE 0 (B_0x0)RRIE 0 (B_0x0)FUIE 0 (B_0x0)CRCIE

CRCIE=B_0x0, RRIE=B_0x0, FUWIE=B_0x0, FUIE=B_0x0, TERRIE=B_0x0, LIE=B_0x0

Description

LTDC interrupt enable register

Fields

LIE

Line interrupt enable

0 (B_0x0): line interrupt disabled

1 (B_0x1): line interrupt enabled

FUWIE

FIFO underrun warning interrupt enable

0 (B_0x0): FIFO underrun interrupt disabled

1 (B_0x1): FIFO underrun Interrupt enabled

TERRIE

Transfer Error interrupt enable

0 (B_0x0): transfer error interrupt disabled

1 (B_0x1): transfer error interrupt enabled

RRIE

Register reload interrupt enable

0 (B_0x0): register reload interrupt disabled

1 (B_0x1): register reload interrupt enabled

FUIE

FIFO underrun interrupt enable

0 (B_0x0): FIFO underrun interrupt disabled

1 (B_0x1): FIFO underrun Interrupt enabled

CRCIE

CRC error interrupt enable

0 (B_0x0): CRC error disabled

1 (B_0x1): CRC error interrupt enabled

Links

()