Regviz

stm32 /stm32n6 /STM32N647 /RCC /RCC_AHB2ENR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RCC_AHB2ENR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/RCC/RCC_AHB2ENR#0x0

31282724232019161512118743000000000000000000000000000000000000000000 (B_0x0)RAMCFGEN0 (B_0x0)MDF1EN0 (B_0x0)ADF1EN

RAMCFGEN=B_0x0, ADF1EN=B_0x0, MDF1EN=B_0x0

Description

RCC AHB2 enable register

Fields

RAMCFGEN

RAMCFG enable

0 (B_0x0): RAMCFG is disabled

1 (B_0x1): RAMCFG is enabled (default after reset)
MDF1EN

MDF1 enable

0 (B_0x0): MDF1 is disabled (default after reset)

1 (B_0x1): MDF1 is enabled
ADF1EN

ADF enable

0 (B_0x0): ADF is disabled (default after reset)

1 (B_0x1): ADF is enabled

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32