Regviz

stm32 /stm32n6 /STM32N647 /RCC /RCC_AHB4LPENSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RCC_AHB4LPENSR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/RCC/RCC_AHB4LPENSR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (GPIOALPENS)GPIOALPENS 0 (GPIOBLPENS)GPIOBLPENS 0 (GPIOCLPENS)GPIOCLPENS 0 (GPIODLPENS)GPIODLPENS 0 (GPIOELPENS)GPIOELPENS 0 (GPIOFLPENS)GPIOFLPENS 0 (GPIOGLPENS)GPIOGLPENS 0 (GPIOHLPENS)GPIOHLPENS 0 (GPIONLPENS)GPIONLPENS 0 (GPIOOLPENS)GPIOOLPENS 0 (GPIOPLPENS)GPIOPLPENS 0 (GPIOQLPENS)GPIOQLPENS 0 (PWRLPENS)PWRLPENS 0 (CRCLPENS)CRCLPENS

Description

RCC AHB4 Sleep enable register

Fields

GPIOALPENS

GPIOA sleep enable
GPIOBLPENS

GPIOB sleep enable
GPIOCLPENS

GPIOC sleep enable
GPIODLPENS

GPIOD sleep enable
GPIOELPENS

GPIOE sleep enable
GPIOFLPENS

GPIOF sleep enable
GPIOGLPENS

GPIOG sleep enable
GPIOHLPENS

GPIOH sleep enable
GPIONLPENS

GPION sleep enable
GPIOOLPENS

GPIOO sleep enable
GPIOPLPENS

GPIOP sleep enable
GPIOQLPENS

GPIOQ sleep enable
PWRLPENS

PWR sleep enable
CRCLPENS

CRC sleep enable

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32