Regviz

stm32 /stm32n6 /STM32N647 /RCC /RCC_APB5LPENCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RCC_APB5LPENCR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/RCC/RCC_APB5LPENCR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (LTDCLPENC)LTDCLPENC 0 (DCMIPPLPENC)DCMIPPLPENC 0 (GFXTIMLPENC)GFXTIMLPENC 0 (VENCLPENC)VENCLPENC 0 (CSILPENC)CSILPENC

Description

RCC APB5 Sleep enable register

Fields

LTDCLPENC

LTDC sleep enable
DCMIPPLPENC

DCMIPP sleep enable
GFXTIMLPENC

GFXTIM sleep enable
VENCLPENC

VENC sleep enable
CSILPENC

CSI sleep enable

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32