Regviz

stm32 /stm32n6 /STM32N647 /RCC /RCC_APB5LPENSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RCC_APB5LPENSR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/RCC/RCC_APB5LPENSR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (LTDCLPENS)LTDCLPENS 0 (DCMIPPLPENS)DCMIPPLPENS 0 (GFXTIMLPENS)GFXTIMLPENS 0 (VENCLPENS)VENCLPENS 0 (CSILPENS)CSILPENS

Description

RCC APB5 Sleep enable register

Fields

LTDCLPENS

LTDC sleep enable
DCMIPPLPENS

DCMIPP sleep enable
GFXTIMLPENS

GFXTIM sleep enable
VENCLPENS

VENC sleep enable
CSILPENS

CSI sleep enable

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32