Regviz

stm32 /stm32n6 /STM32N647 /RCC /RCC_MISCRSTSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RCC_MISCRSTSR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/RCC/RCC_MISCRSTSR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DBGRSTS)DBGRSTS 0 (XSPIPHY1RSTS)XSPIPHY1RSTS 0 (XSPIPHY2RSTS)XSPIPHY2RSTS 0 (SDMMC1DLLRSTS)SDMMC1DLLRSTS 0 (SDMMC2DLLRSTS)SDMMC2DLLRSTS

Description

RCC miscellaneous reset register

Fields

DBGRSTS

DBG reset
XSPIPHY1RSTS

XSPIPHY1 reset
XSPIPHY2RSTS

XSPIPHY2 reset
SDMMC1DLLRSTS

SDMMC1DLL reset
SDMMC2DLLRSTS

SDMMC2DLL reset

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32