stm32 /stm32n6 /STM32N647 /RIFSC /RIFSC_PPSR5

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RIFSC_PPSR5

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)PPEN160 0 (B_0x0)PPEN161 0 (B_0x0)PPEN162 0 (B_0x0)PPEN163 0 (B_0x0)PPEN164 0 (B_0x0)PPEN165 0 (B_0x0)PPEN166 0 (B_0x0)PPEN167 0 (B_0x0)PPEN168 0 (B_0x0)PPEN169 0 (B_0x0)PPEN170 0 (B_0x0)PPEN171 0 (B_0x0)PPEN172 0 (B_0x0)PPEN173 0 (B_0x0)PPEN174 0 (B_0x0)PPEN175 0 (B_0x0)PPEN176 0 (B_0x0)PPEN177 0 (B_0x0)PPEN178 0 (B_0x0)PPEN179 0 (B_0x0)PPEN180 0 (B_0x0)PPEN181 0 (B_0x0)PPEN182 0 (B_0x0)PPEN183 0 (B_0x0)PPEN184 0 (B_0x0)PPEN185 0 (B_0x0)PPEN186 0 (B_0x0)PPEN187 0 (B_0x0)PPEN188 0 (B_0x0)PPEN189 0 (B_0x0)PPEN190 0 (B_0x0)PPEN191

PPEN162=B_0x0, PPEN175=B_0x0, PPEN182=B_0x0, PPEN180=B_0x0, PPEN164=B_0x0, PPEN167=B_0x0, PPEN190=B_0x0, PPEN179=B_0x0, PPEN181=B_0x0, PPEN186=B_0x0, PPEN183=B_0x0, PPEN166=B_0x0, PPEN170=B_0x0, PPEN189=B_0x0, PPEN161=B_0x0, PPEN177=B_0x0, PPEN165=B_0x0, PPEN171=B_0x0, PPEN176=B_0x0, PPEN172=B_0x0, PPEN163=B_0x0, PPEN185=B_0x0, PPEN188=B_0x0, PPEN178=B_0x0, PPEN191=B_0x0, PPEN173=B_0x0, PPEN168=B_0x0, PPEN174=B_0x0, PPEN169=B_0x0, PPEN160=B_0x0, PPEN184=B_0x0, PPEN187=B_0x0

Description

RIFSC peripheral protection status register 5

Fields

PPEN160

peripheral protection enable 160

0 (B_0x0): SEC160, PRIV160, and RLOCK160 register bit not present.

1 (B_0x1): SEC160, PRIV160, and RLOCK160 register bit present.

PPEN161

peripheral protection enable 161

0 (B_0x0): SEC161, PRIV161, and RLOCK161 register bit not present.

1 (B_0x1): SEC161, PRIV161, and RLOCK161 register bit present.

PPEN162

peripheral protection enable 162

0 (B_0x0): SEC162, PRIV162, and RLOCK162 register bit not present.

1 (B_0x1): SEC162, PRIV162, and RLOCK162 register bit present.

PPEN163

peripheral protection enable 163

0 (B_0x0): SEC163, PRIV163, and RLOCK163 register bit not present.

1 (B_0x1): SEC163, PRIV163, and RLOCK163 register bit present.

PPEN164

peripheral protection enable 164

0 (B_0x0): SEC164, PRIV164, and RLOCK164 register bit not present.

1 (B_0x1): SEC164, PRIV164, and RLOCK164 register bit present.

PPEN165

peripheral protection enable 165

0 (B_0x0): SEC165, PRIV165, and RLOCK165 register bit not present.

1 (B_0x1): SEC165, PRIV165, and RLOCK165 register bit present.

PPEN166

peripheral protection enable 166

0 (B_0x0): SEC166, PRIV166, and RLOCK166 register bit not present.

1 (B_0x1): SEC166, PRIV166, and RLOCK166 register bit present.

PPEN167

peripheral protection enable 167

0 (B_0x0): SEC167, PRIV167, and RLOCK167 register bit not present.

1 (B_0x1): SEC167, PRIV167, and RLOCK167 register bit present.

PPEN168

peripheral protection enable 168

0 (B_0x0): SEC168, PRIV168, and RLOCK168 register bit not present.

1 (B_0x1): SEC168, PRIV168, and RLOCK168 register bit present.

PPEN169

peripheral protection enable 169

0 (B_0x0): SEC169, PRIV169, and RLOCK169 register bit not present.

1 (B_0x1): SEC169, PRIV169, and RLOCK169 register bit present.

PPEN170

peripheral protection enable 170

0 (B_0x0): SEC170, PRIV170, and RLOCK170 register bit not present.

1 (B_0x1): SEC170, PRIV170, and RLOCK170 register bit present.

PPEN171

peripheral protection enable 171

0 (B_0x0): SEC171, PRIV171, and RLOCK171 register bit not present.

1 (B_0x1): SEC171, PRIV171, and RLOCK171 register bit present.

PPEN172

peripheral protection enable 172

0 (B_0x0): SEC172, PRIV172, and RLOCK172 register bit not present.

1 (B_0x1): SEC172, PRIV172, and RLOCK172 register bit present.

PPEN173

peripheral protection enable 173

0 (B_0x0): SEC173, PRIV173, and RLOCK173 register bit not present.

1 (B_0x1): SEC173, PRIV173, and RLOCK173 register bit present.

PPEN174

peripheral protection enable 174

0 (B_0x0): SEC174, PRIV174, and RLOCK174 register bit not present.

1 (B_0x1): SEC174, PRIV174, and RLOCK174 register bit present.

PPEN175

peripheral protection enable 175

0 (B_0x0): SEC175, PRIV175, and RLOCK175 register bit not present.

1 (B_0x1): SEC175, PRIV175, and RLOCK175 register bit present.

PPEN176

peripheral protection enable 176

0 (B_0x0): SEC176, PRIV176, and RLOCK176 register bit not present.

1 (B_0x1): SEC176, PRIV176, and RLOCK176 register bit present.

PPEN177

peripheral protection enable 177

0 (B_0x0): SEC177, PRIV177, and RLOCK177 register bit not present.

1 (B_0x1): SEC177, PRIV177, and RLOCK177 register bit present.

PPEN178

peripheral protection enable 178

0 (B_0x0): SEC178, PRIV178, and RLOCK178 register bit not present.

1 (B_0x1): SEC178, PRIV178, and RLOCK178 register bit present.

PPEN179

peripheral protection enable 179

0 (B_0x0): SEC179, PRIV179, and RLOCK179 register bit not present.

1 (B_0x1): SEC179, PRIV179, and RLOCK179 register bit present.

PPEN180

peripheral protection enable 180

0 (B_0x0): SEC180, PRIV180, and RLOCK180 register bit not present.

1 (B_0x1): SEC180, PRIV180, and RLOCK180 register bit present.

PPEN181

peripheral protection enable 181

0 (B_0x0): SEC181, PRIV181, and RLOCK181 register bit not present.

1 (B_0x1): SEC181, PRIV181, and RLOCK181 register bit present.

PPEN182

peripheral protection enable 182

0 (B_0x0): SEC182, PRIV182, and RLOCK182 register bit not present.

1 (B_0x1): SEC182, PRIV182, and RLOCK182 register bit present.

PPEN183

peripheral protection enable 183

0 (B_0x0): SEC183, PRIV183, and RLOCK183 register bit not present.

1 (B_0x1): SEC183, PRIV183, and RLOCK183 register bit present.

PPEN184

peripheral protection enable 184

0 (B_0x0): SEC184, PRIV184, and RLOCK184 register bit not present.

1 (B_0x1): SEC184, PRIV184, and RLOCK184 register bit present.

PPEN185

peripheral protection enable 185

0 (B_0x0): SEC185, PRIV185, and RLOCK185 register bit not present.

1 (B_0x1): SEC185, PRIV185, and RLOCK185 register bit present.

PPEN186

peripheral protection enable 186

0 (B_0x0): SEC186, PRIV186, and RLOCK186 register bit not present.

1 (B_0x1): SEC186, PRIV186, and RLOCK186 register bit present.

PPEN187

peripheral protection enable 187

0 (B_0x0): SEC187, PRIV187, and RLOCK187 register bit not present.

1 (B_0x1): SEC187, PRIV187, and RLOCK187 register bit present.

PPEN188

peripheral protection enable 188

0 (B_0x0): SEC188, PRIV188, and RLOCK188 register bit not present.

1 (B_0x1): SEC188, PRIV188, and RLOCK188 register bit present.

PPEN189

peripheral protection enable 189

0 (B_0x0): SEC189, PRIV189, and RLOCK189 register bit not present.

1 (B_0x1): SEC189, PRIV189, and RLOCK189 register bit present.

PPEN190

peripheral protection enable 190

0 (B_0x0): SEC190, PRIV190, and RLOCK190 register bit not present.

1 (B_0x1): SEC190, PRIV190, and RLOCK190 register bit present.

PPEN191

peripheral protection enable 191

0 (B_0x0): SEC191, PRIV191, and RLOCK191 register bit not present.

1 (B_0x1): SEC191, PRIV191, and RLOCK191 register bit present.

Links

()