RegViz: Visualize RTC_SECCFGR Bitfield

stm32 /stm32n6 /STM32N647 /RTC /RTC_SECCFGR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RTC_SECCFGR

ALRASEC=B_0x0, INITSEC=B_0x0, WUTSEC=B_0x0, CALSEC=B_0x0, ALRBSEC=B_0x0, SEC=B_0x0, TSSEC=B_0x0

Description

RTC secure configuration register

Fields

ALRASEC	Alarm A and SSR underflow protection 0 (B_0x0): RTC alarm A and SSR underflow configuration and interrupt clear can be written when the APB access is secure or non-secure. 1 (B_0x1): RTC alarm A and SSR underflow configuration and interrupt clear can be written only when the APB access is secure.
ALRBSEC	Alarm B protection 0 (B_0x0): RTC alarm B configuration and interrupt clear can be written when the APB access is secure or non-secure. 1 (B_0x1): RTC alarm B configuration and interrupt clear can be written only when the APB access is secure.
WUTSEC	Wake-up timer protection 0 (B_0x0): RTC wake-up timer configuration and interrupt clear can be written when the APB access is secure or non-secure. 1 (B_0x1): RTC wake-up timer configuration and interrupt clear can be written only when the APB access is secure.
TSSEC	Timestamp protection 0 (B_0x0): RTC timestamp configuration and interrupt clear can be written when the APB access is secure or non-secure. 1 (B_0x1): RTC timestamp configuration and interrupt clear can be written only when the APB access is secure.
CALSEC	Shift register, daylight saving, calibration and reference clock protection 0 (B_0x0): Shift register, daylight saving, calibration and reference clock can be written when the APB access is secure or non-secure. 1 (B_0x1): Shift register, daylight saving, calibration and reference clock can be written only when the APB access is secure.
INITSEC	Initialization protection 0 (B_0x0): RTC Initialization mode, calendar and prescalers registers can be written when the APB access is secure or non-secure. 1 (B_0x1): RTC Initialization mode, calendar and prescalers registers can be written only when the APB access is secure.
SEC	RTC global protection 0 (B_0x0): All RTC registers can be written when the APB access is secure or non-secure, except the registers protected by other secure protection bits. 1 (B_0x1): All RTC registers can be written only when the APB access is secure.

Links

()