Cut and paste this URL to share the unmodified register and value:
https://regviz.com/r/stm32/stm32n6/STM32N645/SPI1/SPI_UDRDR#0x0
SPI/I2S underrun data register
data at slave underrun condition
https://github.com/modm-io/cmsis-svd-stm32