Regviz

stm32 /stm32n6 /STM32N647 /SYSCFG /SYSCFG_SMPSHDPCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SYSCFG_SMPSHDPCR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/SYSCFG/SYSCFG_SMPSHDPCR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)SMPSHDPSEL

SMPSHDPSEL=B_0x0

Description

SYSCFG SMPS observable signals through HDP selection configuration register

Fields

SMPSHDPSEL

Others: Reserved

0 (B_0x0): Standard run mode (no HDP)

12 (B_0xC): Analyze fsm mode analysis

13 (B_0xD): Analyze fsm mos analysis

14 (B_0xE): Analyze fsm rampe analysis

15 (B_0xF): Analyze fsm mode analysis

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32