Regviz

stm32 /stm32n6 /STM32N647 /VENC /VENC_SWREG23

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as VENC_SWREG23

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/VENC/VENC_SWREG23#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0SWREG_FIELD

Description

VENC stream header remainder LSB bits register

Fields

SWREG_FIELD

Stream header remainder bits LSB (MSB aligned) (all format mode)

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32