Regviz

stm32 /stm32n6 /STM32N647 /VENC /VENC_SWREG29

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as VENC_SWREG29

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/VENC/VENC_SWREG29#0x0

31282724232019161512118743000000000000000000000000000000000000000000SWREG_FIELD

Description

VENC encoder control register 11

Fields

SWREG_FIELD

H.264 Checkpoint 3 -4 (all format mode)

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32