stm32 /stm32n6 /STM32N655 /ADC1 /ADC_IER

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ADC_IER

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)ADRDYIE 0 (B_0x0)EOSMPIE 0 (B_0x0)EOCIE 0 (B_0x0)EOSIE 0 (B_0x0)OVRIE 0 (B_0x0)JEOCIE 0 (B_0x0)JEOSIE 0 (B_0x0)AWD1IE 0 (B_0x0)AWD2IE 0 (B_0x0)AWD3IE 0 (B_0x0)JQOVFIE

AWD1IE=B_0x0, JEOSIE=B_0x0, EOSMPIE=B_0x0, JQOVFIE=B_0x0, JEOCIE=B_0x0, AWD2IE=B_0x0, EOCIE=B_0x0, OVRIE=B_0x0, EOSIE=B_0x0, ADRDYIE=B_0x0, AWD3IE=B_0x0

Description

ADC interrupt enable register

Fields

ADRDYIE

ADC ready interrupt enable

0 (B_0x0): ADRDY interrupt disabled

1 (B_0x1): ADRDY interrupt enabled. An interrupt is generated when the ADRDY bit is set.

EOSMPIE

End of sampling flag interrupt enable for regular conversions

0 (B_0x0): EOSMP interrupt disabled.

1 (B_0x1): EOSMP interrupt enabled. An interrupt is generated when the EOSMP bit is set.

EOCIE

End of regular conversion interrupt enable

0 (B_0x0): EOC interrupt disabled.

1 (B_0x1): EOC interrupt enabled. An interrupt is generated when the EOC bit is set.

EOSIE

End of regular sequence of conversions interrupt enable

0 (B_0x0): EOS interrupt disabled

1 (B_0x1): EOS interrupt enabled. An interrupt is generated when the EOS bit is set.

OVRIE

Overrun interrupt enable

0 (B_0x0): Overrun interrupt disabled

1 (B_0x1): Overrun interrupt enabled. An interrupt is generated when the OVR bit is set.

JEOCIE

End of injected conversion interrupt enable

0 (B_0x0): JEOC interrupt disabled.

1 (B_0x1): JEOC interrupt enabled. An interrupt is generated when the JEOC bit is set.

JEOSIE

End of injected sequence of conversions interrupt enable

0 (B_0x0): JEOS interrupt disabled

1 (B_0x1): JEOS interrupt enabled. An interrupt is generated when the JEOS bit is set.

AWD1IE

Analog watchdog 1 interrupt enable

0 (B_0x0): Analog watchdog 1 interrupt disabled

1 (B_0x1): Analog watchdog 1 interrupt enabled

AWD2IE

Analog watchdog 2 interrupt enable

0 (B_0x0): Analog watchdog 2 interrupt disabled

1 (B_0x1): Analog watchdog 2 interrupt enabled

AWD3IE

Analog watchdog 3 interrupt enable

0 (B_0x0): Analog watchdog 3 interrupt disabled

1 (B_0x1): Analog watchdog 3 interrupt enabled

JQOVFIE

Injected context queue overflow interrupt enable

0 (B_0x0): Injected Context Queue Overflow interrupt disabled

1 (B_0x1): Injected Context Queue Overflow interrupt enabled. An interrupt is generated when the JQOVF bit is set.

Links

()