Regviz

stm32 /stm32n6 /STM32N655 /CACHEAXI /CACHEAXI_IER

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CACHEAXI_IER

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/CACHEAXI/CACHEAXI_IER#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)BSYENDIE 0 (B_0x0)ERRIE 0 (B_0x0)CMDENDIE

BSYENDIE=B_0x0, ERRIE=B_0x0, CMDENDIE=B_0x0

Description

CACHEAXI interrupt enable register

Fields

BSYENDIE

interrupt enable on busy end

0 (B_0x0): Interrupt disabled on busy end

1 (B_0x1): Interrupt enabled on busy end
ERRIE

interrupt enable on cache error

0 (B_0x0): interrupt disabled on error

1 (B_0x1): interrupt enabled on error
CMDENDIE

interrupt enable on command end

0 (B_0x0): interrupt disabled on command end

1 (B_0x1): interrupt enabled on command end

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32