Regviz

stm32 /stm32n6 /STM32N655 /DCMIPP /DCMIPP_P2CRSZR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DCMIPP_P2CRSZR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/DCMIPP/DCMIPP_P2CRSZR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0HSIZE0VSIZE0 (B_0x0)ENABLE

ENABLE=B_0x0

Description

DCMIPP Pipex crop window size register

Fields

HSIZE

Horizontal size, from 0 to 4094 pixels wide. If the value is maintained at 0 when enabling the crop by means of the ENABLE bit, the value is forced internally at 0xFFE, which is the maximum value.
VSIZE

Vertical size, from 0 to 4094 pixels high. If the value is maintained at 0 when enabling the crop thanks to the ENABLE bit, the value is forced internally at 0xFFE, which is the maximum value.
ENABLE

None

0 (B_0x0): Bypass, all pixels are transmitted through (no need to set any start and size values)

1 (B_0x1): Enable, only the rectangle defined by VSIZE, HSIZE, VSTART, HSTART is transmitted.

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32