Regviz

stm32 /stm32n6 /STM32N655 /DCMIPP /DCMIPP_P2DSCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DCMIPP_P2DSCR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/DCMIPP/DCMIPP_P2DSCR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0HDIV0VDIV0 (B_0x0)ENABLE

ENABLE=B_0x0

Description

DCMIPP Pipex downsize configuration register

Fields

HDIV

Horizontal division factor, from 128 (8x) to 1023 (1x)
VDIV

Vertical division factor, from 128 (8x) to 1023 (1x)
ENABLE

None

0 (B_0x0): Down scaler is bypassed

1 (B_0x1): Down scaler is enabled

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32