Regviz

stm32 /stm32n6 /STM32N655 /FMC1 /FMC_SR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as FMC_SR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/FMC1/FMC_SR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)ISOST 0 (PEF)PEF 0 (B_0x0)NWRF

ISOST=B_0x0, NWRF=B_0x0

Description

FMC status register

Fields

ISOST

FMC isolation state with respect to the AXI interface

0 (B_0x0): FMC is not isolated; AXI transactions are treated by the FMC and its controllers.

1 (B_0x1): FMC has been enabled (FMCEN = 1) and waits for the end of pending AXI transactions (which leads to error responses) before going to non-isolated state.

2 (B_0x2): FMC has been disabled (FMCEN = 0) and waits for the end of pending AXI transactions before going to isolation state.

3 (B_0x3): FMC is isolated from its AXI interface. All AXI requests lead to error responses.
PEF

Pipe Empty Flag
NWRF

NAND write request flag

0 (B_0x0): NAND Flash write requests are pending

1 (B_0x1): No NAND Flash write requests pending

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32