stm32 /stm32n6 /STM32N655 /OTG1 /OTG_HCCHAR11

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as OTG_HCCHAR11

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0MPSIZ0EPNUM0 (B_0x0)EPDIR 0 (LSDEV)LSDEV 0 (B_0x0)EPTYP 0MCNT 0DAD0 (B_0x0)ODDFRM 0 (CHDIS)CHDIS 0 (B_0x0)CHENA

EPTYP=B_0x0, EPDIR=B_0x0, ODDFRM=B_0x0, CHENA=B_0x0

Description

OTG host channel 11 characteristics register

Fields

MPSIZ

Maximum packet size

EPNUM

Endpoint number

EPDIR

Endpoint direction

0 (B_0x0): OUT

1 (B_0x1): IN

LSDEV

Low-speed device

EPTYP

Endpoint type

0 (B_0x0): Control

1 (B_0x1): Isochronous

2 (B_0x2): Bulk

3 (B_0x3): Interrupt

MCNT

Multicount

1 (B_0x1): 1 transaction

2 (B_0x2): 2 transactions per frame to be issued for this endpoint

3 (B_0x3): 3 transactions per frame to be issued for this endpoint

DAD

Device address

ODDFRM

Odd frame

0 (B_0x0): Even frame

1 (B_0x1): Odd frame

CHDIS

Channel disable

CHENA

Channel enable

0 (B_0x0): Channel disabled

1 (B_0x1): Channel enabled

Links

()