Regviz

stm32 /stm32n6 /STM32N655 /RAMCFG /RAMCFG_BKPSRAMCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RAMCFG_BKPSRAMCR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/RAMCFG/RAMCFG_BKPSRAMCR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)ECCE 0 (B_0x0)ALE 0 (B_0x0)SRAMER

ALE=B_0x0, ECCE=B_0x0, SRAMER=B_0x0

Description

RAMCFG BKPSRAM control register

Fields

ECCE

ECC enable

0 (B_0x0): ECC disabled

1 (B_0x1): ECC enabled
ALE

Address latch enable

0 (B_0x0): Failing address not stored in RAMCFG_BKPSRAMESEAR or _BKPSRAMEDEAR

1 (B_0x1): Failing address stored in RAMCFG_BKPSRAMESEAR or _BKPSRAMEDEAR
SRAMER

SRAM erase

0 (B_0x0): No erase operation ongoing

1 (B_0x1): Erase operation ongoing

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32