Regviz

stm32 /stm32n6 /STM32N655 /RCC /RCC_AHB1LPENR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RCC_AHB1LPENR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/RCC/RCC_AHB1LPENR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)GPDMA1LPEN 0 (B_0x0)ADC12LPEN

GPDMA1LPEN=B_0x0, ADC12LPEN=B_0x0

Description

RCC AHB1 Sleep enable register

Fields

GPDMA1LPEN

GPDMA1 sleep enable

0 (B_0x0): GPDMA1 is disabled in Sleep mode (default after reset)

1 (B_0x1): GPDMA1 is enabled in Sleep mode
ADC12LPEN

ADC12 sleep enable

0 (B_0x0): ADC12 is disabled in Sleep mode (default after reset)

1 (B_0x1): ADC12 is enabled in Sleep mode

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32