Regviz

stm32 /stm32n6 /STM32N655 /RCC /RCC_AHB4LPENCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RCC_AHB4LPENCR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/RCC/RCC_AHB4LPENCR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (GPIOALPENC)GPIOALPENC 0 (GPIOBLPENC)GPIOBLPENC 0 (GPIOCLPENC)GPIOCLPENC 0 (GPIODLPENC)GPIODLPENC 0 (GPIOELPENC)GPIOELPENC 0 (GPIOFLPENC)GPIOFLPENC 0 (GPIOGLPENC)GPIOGLPENC 0 (GPIOHLPENC)GPIOHLPENC 0 (GPIONLPENC)GPIONLPENC 0 (GPIOOLPENC)GPIOOLPENC 0 (GPIOPLPENC)GPIOPLPENC 0 (GPIOQLPENC)GPIOQLPENC 0 (PWRLPENC)PWRLPENC 0 (CRCLPENC)CRCLPENC

Description

RCC AHB4 Sleep enable register

Fields

GPIOALPENC

GPIOA sleep enable
GPIOBLPENC

GPIOB sleep enable
GPIOCLPENC

GPIOC sleep enable
GPIODLPENC

GPIOD sleep enable
GPIOELPENC

GPIOE sleep enable
GPIOFLPENC

GPIOF sleep enable
GPIOGLPENC

GPIOG sleep enable
GPIOHLPENC

GPIOH sleep enable
GPIONLPENC

GPION sleep enable
GPIOOLPENC

GPIOO sleep enable
GPIOPLPENC

GPIOP sleep enable
GPIOQLPENC

GPIOQ sleep enable
PWRLPENC

PWR sleep enable
CRCLPENC

CRC sleep enable

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32