Regviz

stm32 /stm32n6 /STM32N655 /RCC /RCC_APB4HLPENR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RCC_APB4HLPENR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/RCC/RCC_APB4HLPENR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)SYSCFGLPEN 0 (B_0x0)BSECLPEN 0 (B_0x0)DTSLPEN 0 (B_0x0)BUSPERFMLPEN

SYSCFGLPEN=B_0x0, BSECLPEN=B_0x0, DTSLPEN=B_0x0, BUSPERFMLPEN=B_0x0

Description

RCC APB4H Sleep enable register

Fields

SYSCFGLPEN

SYSCFG sleep enable

0 (B_0x0): SYSCFG is disabled in Sleep mode (default after reset)

1 (B_0x1): SYSCFG is enabled in Sleep mode
BSECLPEN

BSEC sleep enable

0 (B_0x0): BSEC is disabled in Sleep mode

1 (B_0x1): BSEC is enabled in Sleep mode (default after reset)
DTSLPEN

DTS sleep enable

0 (B_0x0): DTS is disabled in Sleep mode (default after reset)

1 (B_0x1): DTS is enabled in Sleep mode
BUSPERFMLPEN

BUSPERFM sleep enable

0 (B_0x0): BUSPERFM is disabled in Sleep mode (default after reset)

1 (B_0x1): BUSPERFM is enabled in Sleep mode

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32