Regviz

stm32 /stm32n6 /STM32N655 /RCC /RCC_APB4LENCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RCC_APB4LENCR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/RCC/RCC_APB4LENCR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (HDPENC)HDPENC 0 (LPUART1ENC)LPUART1ENC 0 (SPI6ENC)SPI6ENC 0 (I2C4ENC)I2C4ENC 0 (LPTIM2ENC)LPTIM2ENC 0 (LPTIM3ENC)LPTIM3ENC 0 (LPTIM4ENC)LPTIM4ENC 0 (LPTIM5ENC)LPTIM5ENC 0 (VREFBUFENC)VREFBUFENC 0 (RTCENC)RTCENC 0 (RTCAPBENC)RTCAPBENC 0 (R2GRETENC)R2GRETENC 0 (R2GNPUENC)R2GNPUENC 0 (SERFENC)SERFENC

Description

RCC APB4L enable register

Fields

HDPENC

HDP enable
LPUART1ENC

LPUART1 enable
SPI6ENC

SPI6 enable
I2C4ENC

I2C4 enable
LPTIM2ENC

LPTIM2 enable
LPTIM3ENC

LPTIM3 enable
LPTIM4ENC

LPTIM4 enable
LPTIM5ENC

LPTIM5 enable
VREFBUFENC

VREFBUF enable
RTCENC

RTC enable
RTCAPBENC

RTCAPB enable
R2GRETENC

R2GRET enable
R2GNPUENC

R2GNPU enable
SERFENC

SERF enable

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32