Regviz

stm32 /stm32n6 /STM32N655 /RCC /RCC_APB5ENCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RCC_APB5ENCR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/RCC/RCC_APB5ENCR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (LTDCENC)LTDCENC 0 (DCMIPPENC)DCMIPPENC 0 (GFXTIMENC)GFXTIMENC 0 (VENCENC)VENCENC 0 (CSIENC)CSIENC

Description

RCC APB5 enable register

Fields

LTDCENC

LTDC enable
DCMIPPENC

DCMIPP enable
GFXTIMENC

GFXTIM enable
VENCENC

VENC enable
CSIENC

CSI enable

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32