RegViz: Visualize RCC_CCIPR4 Bitfield

stm32 /stm32n6 /STM32N655 /RCC /RCC_CCIPR4

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RCC_CCIPR4

I3C2SEL=B_0x0, I2C1SEL=B_0x0, I2C2SEL=B_0x0, I3C1SEL=B_0x0, LTDCSEL=B_0x0, I2C4SEL=B_0x0, I2C3SEL=B_0x0

Description

RCC clock configuration for independent peripheral register4

Fields

I2C1SEL	Source selection for the I2C1 kernel clock 0 (B_0x0): pclk1 selected as reference clock 1 (B_0x1): per_ck selected as reference clock 2 (B_0x2): ic10_ck selected as reference clock 3 (B_0x3): ic15_ck selected as reference clock 4 (B_0x4): msi_ck selected as reference clock 5 (B_0x5): hsi_div_ck selected as reference clock
I2C2SEL	Source selection for the I2C2 kernel clock 0 (B_0x0): pclk1 selected as reference clock 1 (B_0x1): per_ck selected as reference clock 2 (B_0x2): ic10_ck selected as reference clock 3 (B_0x3): ic15_ck selected as reference clock 4 (B_0x4): msi_ck selected as reference clock 5 (B_0x5): hsi_div_ck selected as reference clock
I2C3SEL	Source selection for the I2C3 kernel clock 0 (B_0x0): pclk1 selected as reference clock 1 (B_0x1): per_ck selected as reference clock 2 (B_0x2): ic10_ck selected as reference clock 3 (B_0x3): ic15_ck selected as reference clock 4 (B_0x4): msi_ck selected as reference clock 5 (B_0x5): hsi_div_ck selected as reference clock
I2C4SEL	Source selection for the I2C4 kernel clock 0 (B_0x0): pclk1 selected as reference clock 1 (B_0x1): per_ck selected as reference clock 2 (B_0x2): ic10_ck selected as reference clock 3 (B_0x3): ic15_ck selected as reference clock 4 (B_0x4): msi_ck selected as reference clock 5 (B_0x5): hsi_div_ck selected as reference clock
I3C1SEL	Source selection for the I3C1 kernel clock 0 (B_0x0): pclk1 selected as reference clock 1 (B_0x1): per_ck selected as reference clock 2 (B_0x2): ic10_ck selected as reference clock 3 (B_0x3): ic15_ck selected as reference clock 4 (B_0x4): msi_ck selected as reference clock 5 (B_0x5): hsi_div_ck selected as reference clock
I3C2SEL	Source selection for the I3C2 kernel clock 0 (B_0x0): pclk1 selected as reference clock 1 (B_0x1): per_ck selected as reference clock 2 (B_0x2): ic10_ck selected as reference clock 3 (B_0x3): ic15_ck selected as reference clock 4 (B_0x4): msi_ck selected as reference clock 5 (B_0x5): hsi_div_ck selected as reference clock
LTDCSEL	Source selection for the LTDC kernel clock 0 (B_0x0): pclk5 selected as reference clock 1 (B_0x1): per_ck selected as reference clock 2 (B_0x2): ic16_ck selected as reference clock 3 (B_0x3): hsi_div_ck selected as reference clock

Links

()