stm32 /stm32n6 /STM32N655 /RCC /RCC_HWRSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RCC_HWRSR

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)RMVF 0 (B_0x0)LCKRSTF 0 (B_0x0)BORRSTF 0 (B_0x0)PINRSTF 0 (B_0x0)PORRSTF 0 (B_0x0)SFTRSTF 0 (B_0x0)IWDGRSTF 0 (B_0x0)WWDGRSTF 0 (B_0x0)LPWRRSTF

PINRSTF=B_0x0, PORRSTF=B_0x0, BORRSTF=B_0x0, LPWRRSTF=B_0x0, SFTRSTF=B_0x0, IWDGRSTF=B_0x0, LCKRSTF=B_0x0, WWDGRSTF=B_0x0, RMVF=B_0x0

Description

RCC reset status register for hardware

Fields

RMVF

Remove reset flag

0 (B_0x0): clear of the reset flags not activated (default after power-on reset)

1 (B_0x1): clear the value of the reset flags

LCKRSTF

CPU lockup reset flag.

0 (B_0x0): No reset from CPU lockup occurred

1 (B_0x1): Reset from CPU lockup occurred

BORRSTF

BOR flag

0 (B_0x0): no BOR occurred

1 (B_0x1): BOR occurred (default after power-on reset)

PINRSTF

Pin reset flag (NRST)

0 (B_0x0): no reset from pin occurred

1 (B_0x1): Reset from Pin occurred (default after power-on reset)

PORRSTF

POR/PDR flag.

0 (B_0x0): no POR/PDR reset occurred

1 (B_0x1): POR/PDR reset occurred (default after power-on reset)

SFTRSTF

Software system reset flag (1)

0 (B_0x0): no Software System reset occurred (default after power-on reset)

1 (B_0x1): a Software System reset has been generated by the CPU

IWDGRSTF

Independent Watchdog reset flag.

0 (B_0x0): no Independent Watchdog Reset occurred (default after power-on reset)

1 (B_0x1): Independent Watchdog Reset occurred

WWDGRSTF

Window watchdog reset flag

0 (B_0x0): no Window Watchdog Reset occurred from WWDG (default after power-on reset)

1 (B_0x1): Window Watchdog Reset occurred from WWDG

LPWRRSTF

Illegal Stop or Standby flag.

0 (B_0x0): no illegal reset occurred (default after power-on reset)

1 (B_0x1): illegal Stop or Standby reset occurred

Links

()