Regviz

stm32 /stm32n6 /STM32N655 /RCC /RCC_MEMLPENCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RCC_MEMLPENCR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/RCC/RCC_MEMLPENCR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (AXISRAM3LPENC)AXISRAM3LPENC 0 (AXISRAM4LPENC)AXISRAM4LPENC 0 (AXISRAM5LPENC)AXISRAM5LPENC 0 (AXISRAM6LPENC)AXISRAM6LPENC 0 (AHBSRAM1LPENC)AHBSRAM1LPENC 0 (AHBSRAM2LPENC)AHBSRAM2LPENC 0 (BKPSRAMLPENC)BKPSRAMLPENC 0 (AXISRAM1LPENC)AXISRAM1LPENC 0 (AXISRAM2LPENC)AXISRAM2LPENC 0 (FLEXRAMLPENC)FLEXRAMLPENC 0 (NPUCACHERAMLPENC)NPUCACHERAMLPENC 0 (VENCRAMLPENC)VENCRAMLPENC 0 (BOOTROMLPENC)BOOTROMLPENC

Description

RCC memory Sleep enable register

Fields

AXISRAM3LPENC

AXISRAM3 sleep enable
AXISRAM4LPENC

AXISRAM4 sleep enable
AXISRAM5LPENC

AXISRAM5 sleep enable
AXISRAM6LPENC

AXISRAM6 sleep enable
AHBSRAM1LPENC

AHBSRAM1 sleep enable
AHBSRAM2LPENC

AHBSRAM2 sleep enable
BKPSRAMLPENC

BKPSRAM sleep enable
AXISRAM1LPENC

AXISRAM1 sleep enable
AXISRAM2LPENC

AXISRAM2 sleep enable
FLEXRAMLPENC

FLEXRAM sleep enable
NPUCACHERAMLPENC

NPUCACHERAM sleep enable
VENCRAMLPENC

VENCRAM sleep enable
BOOTROMLPENC

BOOTROM sleep enable

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32