Regviz

stm32 /stm32n6 /STM32N655 /RCC /RCC_MEMRSTSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RCC_MEMRSTSR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/RCC/RCC_MEMRSTSR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (AXISRAM3RSTS)AXISRAM3RSTS 0 (AXISRAM4RSTS)AXISRAM4RSTS 0 (AXISRAM5RSTS)AXISRAM5RSTS 0 (AXISRAM6RSTS)AXISRAM6RSTS 0 (AHBSRAM1RSTS)AHBSRAM1RSTS 0 (AHBSRAM2RSTS)AHBSRAM2RSTS 0 (AXISRAM1RSTS)AXISRAM1RSTS 0 (AXISRAM2RSTS)AXISRAM2RSTS 0 (FLEXRAMRSTS)FLEXRAMRSTS 0 (NPUCACHERAMRSTS)NPUCACHERAMRSTS 0 (VENCRAMRSTS)VENCRAMRSTS 0 (BOOTROMRSTS)BOOTROMRSTS

Description

RCC memory reset register

Fields

AXISRAM3RSTS

AXISRAM3 reset
AXISRAM4RSTS

AXISRAM4 reset
AXISRAM5RSTS

AXISRAM5 reset
AXISRAM6RSTS

AXISRAM6 reset
AHBSRAM1RSTS

AHBSRAM1 reset
AHBSRAM2RSTS

AHBSRAM2 reset
AXISRAM1RSTS

AXISRAM1 reset
AXISRAM2RSTS

AXISRAM2 reset
FLEXRAMRSTS

FLEXRAM reset
NPUCACHERAMRSTS

NPUCACHERAM reset
VENCRAMRSTS

VENCRAM reset
BOOTROMRSTS

BOOTROM reset

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32