Regviz

stm32 /stm32n6 /STM32N655 /VENC /VENC_SWREG437

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as VENC_SWREG437

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/VENC/VENC_SWREG437#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0SWREG_FIELD

Description

VENC high 32 bits of base address for input picture cr register

Fields

SWREG_FIELD

high 32 bits of Base address for input picture cr (all format mode)

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32