Regviz

stm32 /stm32n6 /STM32N657 /DTS /DTS_TS0_ICR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DTS_TS0_ICR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/DTS/DTS_TS0_ICR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (IRQ_CLEAR_FAULT)IRQ_CLEAR_FAULT 0 (IRQ_CLEAR_DONE)IRQ_CLEAR_DONE 0 (IRQ_CLEAR_ALARMA)IRQ_CLEAR_ALARMA 0 (IRQ_CLEAR_ALARMB)IRQ_CLEAR_ALARMB

Description

DTS TS0 IRQ clear register

Fields

IRQ_CLEAR_FAULT

Fault IRQ clear bit
IRQ_CLEAR_DONE

Sample done IRQ clear bit
IRQ_CLEAR_ALARMA

Alarm A IRQ clear bit
IRQ_CLEAR_ALARMB

Alarm B IRQ clear bit

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32