Regviz

stm32 /stm32n6 /STM32N657 /DTS /DTS_TS0_IER

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DTS_TS0_IER

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/DTS/DTS_TS0_IER#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (IRQ_EN_FAULT)IRQ_EN_FAULT 0 (IRQ_EN_DONE)IRQ_EN_DONE 0 (IRQ_EN_ALARMA)IRQ_EN_ALARMA 0 (IRQ_EN_ALARMB)IRQ_EN_ALARMB

Description

DTS TS0 IRQ enable register

Fields

IRQ_EN_FAULT

Fault IRQ enable bit
IRQ_EN_DONE

Sample done IRQ enable bit
IRQ_EN_ALARMA

Alarm A IRQ enable bit
IRQ_EN_ALARMB

Alarm B IRQ enable bit

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32