Regviz

stm32 /stm32n6 /STM32N657 /DTS /DTS_TSRAW_ISR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DTS_TSRAW_ISR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/DTS/DTS_TSRAW_ISR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (TS0_IRQ_RAW_STATUS)TS0_IRQ_RAW_STATUS 0 (TS1_IRQ_RAW_STATUS)TS1_IRQ_RAW_STATUS

Description

DTS PVT IRQ TS raw status register

Fields

TS0_IRQ_RAW_STATUS

TS0 IRQ status bit before masking
TS1_IRQ_RAW_STATUS

TS1 IRQ status bit before masking

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32