Regviz

stm32 /stm32n6 /STM32N657 /EXTI /EXTI_IMR3

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as EXTI_IMR3

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/EXTI/EXTI_IMR3#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (IM64)IM64 0 (IM65)IM65 0 (IM66)IM66 0 (IM68)IM68 0 (IM69)IM69 0 (IM70)IM70 0 (IM71)IM71 0 (IM72)IM72 0 (IM73)IM73 0 (IM74)IM74 0 (B_0x0)IM77

IM77=B_0x0

Description

EXTI CPU wake-up with interrupt mask register 3

Fields

IM64

CPU wake-up with interrupt mask on event input x
IM65

CPU wake-up with interrupt mask on event input x
IM66

CPU wake-up with interrupt mask on event input x
IM68

CPU wake-up with interrupt mask on event input x
IM69

CPU wake-up with interrupt mask on event input x
IM70

CPU wake-up with interrupt mask on event input x
IM71

CPU wake-up with interrupt mask on event input x
IM72

CPU wake-up with interrupt mask on event input x
IM73

CPU wake-up with interrupt mask on event input x
IM74

CPU wake-up with interrupt mask on event input x
IM77

CPU wake-up with interrupt mask on event input 77

0 (B_0x0): Wake-up and interrupt from input event x is masked.

1 (B_0x1): Wake-up and interrupt from input event x is unmasked. CPU wake-up event and configurable event interrupt generated.

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32