Regviz

stm32 /stm32n6 /STM32N657 /FDCAN1 /FDCAN_CCU_IR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as FDCAN_CCU_IR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/FDCAN1/FDCAN_CCU_IR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)CWE 0 (B_0x0)CSC

CWE=B_0x0, CSC=B_0x0

Description

FDCAN test register

Fields

CWE

Calibration watchdog event

0 (B_0x0): No calibration watchdog event

1 (B_0x1): Calibration watchdog event occurred
CSC

Calibration state changed

0 (B_0x0): Calibration state unchanged

1 (B_0x1): Calibration state has changed

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32