Cut and paste this URL to share the unmodified register and value:
https://regviz.com/r/stm32/stm32n6/STM32N645/RCC/RCC_APB3LPENSR#0x0
RCC APB3 Sleep enable register
DFT sleep enable
https://github.com/modm-io/cmsis-svd-stm32