Regviz

stm32 /stm32n6 /STM32N657 /RCC /RCC_APB5ENSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RCC_APB5ENSR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/RCC/RCC_APB5ENSR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (LTDCENS)LTDCENS 0 (DCMIPPENS)DCMIPPENS 0 (GFXTIMENS)GFXTIMENS 0 (VENCENS)VENCENS 0 (CSIENS)CSIENS

Description

RCC APB5 enable register

Fields

LTDCENS

LTDC enable
DCMIPPENS

DCMIPP enable
GFXTIMENS

GFXTIM enable
VENCENS

VENC enable
CSIENS

CSI enable

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32