Regviz

stm32 /stm32n6 /STM32N657 /RCC /RCC_BUSLPENSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RCC_BUSLPENSR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/RCC/RCC_BUSLPENSR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ACLKNLPENS)ACLKNLPENS 0 (ACLKNCLPENS)ACLKNCLPENS 0 (AHBMLPENS)AHBMLPENS 0 (AHB1LPENS)AHB1LPENS 0 (AHB2LPENS)AHB2LPENS 0 (AHB3LPENS)AHB3LPENS 0 (AHB4LPENS)AHB4LPENS 0 (AHB5LPENS)AHB5LPENS 0 (APB1LPENS)APB1LPENS 0 (APB2LPENS)APB2LPENS 0 (APB3LPENS)APB3LPENS 0 (APB4LPENS)APB4LPENS 0 (APB5LPENS)APB5LPENS

Description

RCC bus Sleep enable register

Fields

ACLKNLPENS

ACLKN sleep enable
ACLKNCLPENS

ACLKNC sleep enable
AHBMLPENS

AHBM sleep enable
AHB1LPENS

AHB1 sleep enable
AHB2LPENS

AHB2 sleep enable
AHB3LPENS

AHB3 sleep enable
AHB4LPENS

AHB4 sleep enable
AHB5LPENS

AHB5 sleep enable
APB1LPENS

APB1 sleep enable
APB2LPENS

APB2 sleep enable
APB3LPENS

APB3 sleep enable
APB4LPENS

APB4 sleep enable
APB5LPENS

APB5 sleep enable

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32