Regviz

stm32 /stm32n6 /STM32N657 /RCC /RCC_MEMRSTCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RCC_MEMRSTCR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/RCC/RCC_MEMRSTCR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (AXISRAM3RSTC)AXISRAM3RSTC 0 (AXISRAM4RSTC)AXISRAM4RSTC 0 (AXISRAM5RSTC)AXISRAM5RSTC 0 (AXISRAM6RSTC)AXISRAM6RSTC 0 (AHBSRAM1RSTC)AHBSRAM1RSTC 0 (AHBSRAM2RSTC)AHBSRAM2RSTC 0 (AXISRAM1RSTC)AXISRAM1RSTC 0 (AXISRAM2RSTC)AXISRAM2RSTC 0 (FLEXRAMRSTC)FLEXRAMRSTC 0 (NPUCACHERAMRSTC)NPUCACHERAMRSTC 0 (VENCRAMRSTC)VENCRAMRSTC 0 (BOOTROMRSTC)BOOTROMRSTC

Description

RCC memory reset register

Fields

AXISRAM3RSTC

AXISRAM3 reset
AXISRAM4RSTC

AXISRAM4 reset
AXISRAM5RSTC

AXISRAM5 reset
AXISRAM6RSTC

AXISRAM6 reset
AHBSRAM1RSTC

AHBSRAM1 reset
AHBSRAM2RSTC

AHBSRAM2 reset
AXISRAM1RSTC

AXISRAM1 reset
AXISRAM2RSTC

AXISRAM2 reset
FLEXRAMRSTC

FLEXRAM reset
NPUCACHERAMRSTC

NPUCACHERAM reset
VENCRAMRSTC

VENCRAM reset
BOOTROMRSTC

BOOTROM reset

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32