Regviz

stm32 /stm32n6 /STM32N657 /RCC /RCC_MISCRSTCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RCC_MISCRSTCR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/RCC/RCC_MISCRSTCR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DBGRSTC)DBGRSTC 0 (XSPIPHY1RSTC)XSPIPHY1RSTC 0 (XSPIPHY2RSTC)XSPIPHY2RSTC 0 (SDMMC1DLLRSTC)SDMMC1DLLRSTC 0 (SDMMC2DLLRSTC)SDMMC2DLLRSTC

Description

RCC miscellaneous reset register

Fields

DBGRSTC

DBG reset
XSPIPHY1RSTC

XSPIPHY1 reset
XSPIPHY2RSTC

XSPIPHY2 reset
SDMMC1DLLRSTC

SDMMC1DLL reset
SDMMC2DLLRSTC

SDMMC2DLL reset

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32