Regviz

stm32 /stm32n6 /STM32N657 /RIFSC /RIFSC_RIMC_ATTR3

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RIFSC_RIMC_ATTR3

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/RIFSC/RIFSC_RIMC_ATTR3#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0MCID0 (B_0x0)MSEC 0 (B_0x0)MPRIV

MSEC=B_0x0, MPRIV=B_0x0

Description

RIFSC RIMC master attribute register 3

Fields

MCID

master CID
MSEC

master secure

0 (B_0x0): This master is non-secure.

1 (B_0x1): This master is secure.
MPRIV

master privileged

0 (B_0x0): This master is unprivileged.

1 (B_0x1): This master is privileged.

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32