Regviz

stm32 /stm32n6 /STM32N657 /RTC /RTC_ALRMASSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RTC_ALRMASSR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/RTC/RTC_ALRMASSR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0SS0 (B_0x0)MASKSS0 (B_0x0)SSCLR

MASKSS=B_0x0, SSCLR=B_0x0

Description

RTC alarm A subsecond register

Fields

SS

Subseconds value
MASKSS

Mask the most-significant bits starting at this bit

0 (B_0x0): No comparison on subseconds for Alarm A. The alarm is set when the seconds unit is incremented (assuming that the rest of the fields match).

1 (B_0x1): SS[31:1] are don’t care in Alarm A comparison. Only SS[0] is compared.
SSCLR

Clear synchronous counter on alarm (Binary mode only)

0 (B_0x0): The synchronous binary counter (SS[31:0] in RTC_SSR) is free-running.

1 (B_0x1): The synchronous binary counter (SS[31:0] in RTC_SSR) is running from 0xFFFF FFFF to RTC_ALRABINR.SS[31:0] value and is automatically reloaded with 0xFFFF FFFF one ck_apre cycle after reaching RTC_ALRABINR.SS[31:0].

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32