Regviz

stm32 /stm32n6 /STM32N657 /SPI1 /SPI_IFCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SPI_IFCR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h5/STM32H523/SPI/SPI_IFCR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (EOTC)EOTC 0 (TXTFC)TXTFC 0 (UDRC)UDRC 0 (OVRC)OVRC 0 (CRCEC)CRCEC 0 (TIFREC)TIFREC 0 (MODFC)MODFC 0 (SUSPC)SUSPC

Description

SPI/I2S interrupt/status flags clear register

Fields

EOTC

end of transfer flag clear
TXTFC

transmission transfer filled flag clear
UDRC

underrun flag clear
OVRC

overrun flag clear
CRCEC

CRC error flag clear
TIFREC

TI frame format error flag clear
MODFC

mode fault flag clear
SUSPC

Suspend flag clear

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32