Regviz

stm32 /stm32n6 /STM32N657 /VENC /VENC_SWREG18

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as VENC_SWREG18

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/VENC/VENC_SWREG18#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0SWREG_FIELD

Description

VENC encoder control register 4

Fields

SWREG_FIELD

Encoder control register 4 (deblock filter mode, H264 control) (all format mode)

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32