stm32 /stm32n6 /STM32N657 /XSPI1 /XSPI_DCR2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as XSPI_DCR2

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)PRESCALER0 (B_0x0)WRAPSIZE

WRAPSIZE=B_0x0, PRESCALER=B_0x0

Description

XSPI device configuration register 2

Fields

PRESCALER

Clock prescaler

0 (B_0x0): Fless thansub>CLKless than/sub> = Fless thansub>KERNELless than/sub>, kernel clock used directly as XSPI CLK (prescaler bypassed). In this case, if the DTR mode is used, it is mandatory to provide to the XSPI a kernel clock that has 50% duty-cycle.

1 (B_0x1): Fless thansub>CLKless than/sub> = Fless thansub>KERNELless than/sub>/2

WRAPSIZE

Wrap size

0 (B_0x0): wrapped reads are not supported by the memory.

2 (B_0x2): external memory supports wrap size of 16 bytes.

3 (B_0x3): external memory supports wrap size of 32 bytes.

4 (B_0x4): external memory supports wrap size of 64 bytes.

5 (B_0x5): external memory supports wrap size of 128 bytes.

Links

()