Regviz

stm32 /stm32u5 /STM32U585 /FMAC /SR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32u5/STM32U585/FMAC/SR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (YEMPTY)YEMPTY 0 (X1FULL)X1FULL 0 (OVFL)OVFL 0 (UNFL)UNFL 0 (SAT)SAT

Description

FMAC Status register

Fields

YEMPTY

Y buffer empty flag
X1FULL

X1 buffer full flag
OVFL

Overflow error flag
UNFL

Underflow error flag
SAT

Saturation error flag

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32