Regviz

stm32 /stm32u5 /STM32U595 /GTZC2_MPCBB4 /MPCBB4_PRIVCFGR0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as MPCBB4_PRIVCFGR0

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32u5/STM32U535/GTZC2_MPCBB4/MPCBB4_PRIVCFGR0#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (PRIV0)PRIV0 0 (PRIV1)PRIV1 0 (PRIV2)PRIV2 0 (PRIV3)PRIV3 0 (PRIV4)PRIV4 0 (PRIV5)PRIV5 0 (PRIV6)PRIV6 0 (PRIV7)PRIV7 0 (PRIV8)PRIV8 0 (PRIV9)PRIV9 0 (PRIV10)PRIV10 0 (PRIV11)PRIV11 0 (PRIV12)PRIV12 0 (PRIV13)PRIV13 0 (PRIV14)PRIV14 0 (PRIV15)PRIV15 0 (PRIV16)PRIV16 0 (PRIV17)PRIV17 0 (PRIV18)PRIV18 0 (PRIV19)PRIV19 0 (PRIV20)PRIV20 0 (PRIV21)PRIV21 0 (PRIV22)PRIV22 0 (PRIV23)PRIV23 0 (PRIV24)PRIV24 0 (PRIV25)PRIV25 0 (PRIV26)PRIV26 0 (PRIV27)PRIV27 0 (PRIV28)PRIV28 0 (PRIV29)PRIV29 0 (PRIV30)PRIV30 0 (PRIV31)PRIV31

Description

MPCBB privileged configuration for super-block 0 register

Fields

PRIV0

PRIV0
PRIV1

PRIV1
PRIV2

PRIV2
PRIV3

PRIV3
PRIV4

PRIV4
PRIV5

PRIV5
PRIV6

PRIV6
PRIV7

PRIV7
PRIV8

PRIV8
PRIV9

PRIV9
PRIV10

PRIV10
PRIV11

PRIV11
PRIV12

PRIV12
PRIV13

PRIV13
PRIV14

PRIV14
PRIV15

PRIV15
PRIV16

PRIV16
PRIV17

PRIV17
PRIV18

PRIV18
PRIV19

PRIV19
PRIV20

PRIV20
PRIV21

PRIV21
PRIV22

PRIV22
PRIV23

PRIV23
PRIV24

PRIV24
PRIV25

PRIV25
PRIV26

PRIV26
PRIV27

PRIV27
PRIV28

PRIV28
PRIV29

PRIV29
PRIV30

PRIV30
PRIV31

PRIV31

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32