BWTR2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as BWTR2

SRAM/NOR-Flash write timing registers 2

ADDSET	Address setup phase duration
ADDHLD	Address-hold phase duration
DATAST	Data-phase duration
BUSTURN	Bus turnaround phase duration
ACCMOD	Access mode
DATAHLD	Data hold phase duration

()