Regviz

stm32 /stm32u5 /STM32U5A9 /DMA2D /AMTCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as AMTCR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f4/STM32F429/DMA2D/AMTCR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (EN)EN 0DT

Description

AHB master timer configuration register

Fields

EN

Enable
DT

Dead Time

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32