stm32 /stm32u5 /STM32U5A9 /GTZC1_TZSC /TZSC_SECCFGR2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as TZSC_SECCFGR2

31282724232019161512118743000000000000000000000000000000000000000000 (TIM1SEC)TIM1SEC0 (SPI1SEC)SPI1SEC0 (TIM8SEC)TIM8SEC0 (USART1SEC)USART1SEC0 (TIM15SEC)TIM15SEC0 (TIM16SEC)TIM16SEC0 (TIM17SEC)TIM17SEC0 (SAI1SEC)SAI1SEC0 (SAI2SEC)SAI2SEC0 (LTDCSEC)LTDCSEC0 (DSISEC)DSISEC

Description

TZSC secure configuration register 2

Fields

TIM1SEC

secure access mode for TIM1

SPI1SEC

secure access mode for SPI1

TIM8SEC

secure access mode for TIM8

USART1SEC

secure access mode for USART1

TIM15SEC

secure access mode for TIM5

TIM16SEC

secure access mode for TIM6

TIM17SEC

secure access mode for TIM7

SAI1SEC

secure access mode for SAI1

SAI2SEC

secure access mode for SAI2

LTDCSEC

LTDCSEC

DSISEC

DSISEC

Links

()